ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years
- Location
- Bengaluru, IN
- Posted
- 1mo ago
EngineeringSoftware SystemsOperations Execution
If this role is no longer available, it will disappear from Praxy automatically.